Table of Contents

Chairman's Introduction vii

Program Chairman's Introduction ix

Program Committee xi

Reviewers xiii

Session Chairpersons xv

K1: Highest Performance Computing Machines 1
Keynote speaker: Y.N. Patt (USA)

K2: From Image Coding to Multimedia: Algorithms and Architectures for a Revolution 3
Keynote speaker: N. Demassieux (F)

K3: Application Machines: An Approach to Realizing Understandable Systems 5
Keynote speaker: H.W. Lawson (S)

A1: ESPRIT/RACE I 11
Session Chairman: M. Pezzé (I)

IPTES – Incremental Prototyping Technology for Embedded Real-time Systems 13
P. Pulli (SF) and R. Elmstrøm (DK)

Results of the ESPRIT Basic Research Action 3148 DEMON 23
E. Best (FRG)

PROOFS: Application Engineering Based on Formal Methods 29
K. van Hee (NL), T. Hildebrand (F) and S. Copelli (I)

A2: Distributed Operating Systems 37
Session Chairman: D. Wilson (UK)

A Light Weight Kernel Server 39
R. Stainov and W. Kalfa (FRG)

Communicating Active Components: An Environment for Concurrent Applications on Parallel Machines 47
L. Courtrai, J-F. Roos, J-M. Geib and J-F. Mehaut (F)

TriOS Operating System 55
I. Jerebic (SL)

A3: Specification and Design 61
Session Chairman: J. Mølgaard (DK)

Specification and Design of Concurrent Control Units 63
G. Klein-Hessling (FRG)

EPVD: An Interactive Protocol Specification and Validation Environment in Estelle Formal Specification 71
K.C. Huang, T.S. Nain, W.S. Hsieh, C.S. Yang and C.S. Lu (ROC)

An Interactive Environment for the Model-Based Design of Analog Circuits 79
K. Hoffmann (FRG)

A4: Processor Design 87
Session Chairman: F. Vajda (H)

A Data-Driven Hybrid Computer Architecture 89
C-C. Tseng, C-Z. Lin, J-K. Hwang (ROC) and K-T. Lin (CHN)

A New Magnitude Function for Fast Numbers Comparison in the Residue Number System 97
G. Dimauro, S. Impedovo and G. Pirlo (I)

Design of the Processing Node of the PTAH 64 Parallel Computer 105
F. Cappello, J-L. Béchennec and J-L. Giavitto (F)

B1: ESPRIT/RACE II 113
Session Chairman: R. McConnell (UK)

COMPLEMENT – Comprehensive Large-Scale Engineering Methodologies and Technology Transfer 115
F. Jakob (F)

SPECS: Formal Methods and Techniques for Telecommunications Software Development 117
M. Dauphin (F)

B2: Transputer Applications 125
Session Chairman: D.Q.M. Fay (E)

A Transputer Network for a Device Simulator 127
B. Boittiaux, G. Gonçalves and M.P. Haye (F)

Implementation of Statecharts on Transputers 133
J.P. Calvez and O. Pasquier (F)

Checkpointing and Recovery in a Pipeline of Transputers 141
A. Sinha, P.K. Das and A. Chaudhuri (IND)

B3: Logic Design 149
Session Chairman: O. Caprani (DK)

Estimators for Logic Minimization and Implementation Selection of Finite State Machines 151
A.J.W.M. ten Berg (NL)

On the Use of OR-BDDs for Test Generation 159
L. Józwiak and H. Mijland (NL)

Modelling of Digital Circuits Function and Functional Faults on Register Transfer Level ... 167
J. Gawin (PL)

B4: Neural Networks 173
Session Chairman: P. Møller-Nielsen (DK)

GALATEA Neural VLSI Architectures: Communication and Control Considerations 175
C. Alippi (I) and M. Vellasco (BR)

A Behavioral Approach to Testability Analysis for Neural Networks 181
V. Piuri, M.G. Sami, D. Sciuto and R. Stefanelli (I)

Artificial Neural Network Realization with Programmable Logic Circuit 187
V. Guštin (SL)

C1: Advances in Object-Oriented Design 193
Session Chairman: K. Klöckner (FRG)

A Trip to Object-Oriented Land 195
M. Ancona and P. Nieddu (I)

Object-Oriented Versus Conventional Software Development: A Comparative Case Study 203
W. Pree and G. Pomberger (A)

An Object-Oriented Approach to High-Level Petri Nets 213
A. Camurri, P. Franchi and M. Vitale (I)

Object-Oriented Analysis and Modeling with the ESAstation 221
H. Schaschinger (A)

C2: Parallel Systems Development Tools 229
Session Chairman: E. Zapata (E)

MPPNL – A Petri Net Based Language to Design Fine-Grained Parallel Machines and Debug Their Software 231
E.E. Pissaloux (F), D.H. Schaefer (USA), S. Bouaziz (F) and F. Devos (F)

Allocation of Precedence-Constrained Tasks to Parallel Processors for Optimal Execution 237
R. Das (IND), D.Q.M. Fay (E) and P.K. Das (IND)

DELTA-T: A User-Transparent Software-Monitoring Tool for Multi-Transputer Systems .. 245
E. Maehle and W. Obelöer (FRG)

SIMPAC-T: A Simulator for Multitransputer Systems 253
S. Arunkumar, R. Lal and R. Venkatagopal (IND)

C3: High Level Synthesis 261
Session Chairman: A. Pawlak (FRG)

Digital System Simulation with VHDL in a High-Level Synthesis System 263
Z. Peng (S)

A High Level Synthesis Algorithm Including Control Constraints 271
F. Verdier, A. Safir and B. Zavidovique (F)

System Performance Modeling with Functional Schemes and VHDL 279
P. Bakowski and J-P. Calvez (F)

Silicon Compilation and Rapid Prototyping of Microprogrammed VLSI-Circuits with MIMOLA and SOLO 1400 287
N. Hendrich, J. Lohse and R. Rauscher (FRG)

C4: Arithmetic and Memory Organization 295
Session Chairman: Z. Blažek (CS)

Performance Evaluation: An Analytical Model for Calculating Start Misses in Caches ... 297
T. Kolarz (FRG)

Level-2 Cache for High Performance /390 Microprocessors 303
H. Barsuhn (FRG), W.D. Löhlein (FRG), D. Wendel (FRG), U. Wille (FRG) and P. Coppens (F)

A Clause Indexing Unit for Prolog 311
D. Renaux and P. Dasiewicz (CDN)

Efficient Implementation of Regular Parallel Adders for Binary Signed Digit Number Representations 319
E. Zehendner (FRG)

D1: Information Retrieval 327
Session Chairman: M.J. Taylor (UK)

A Hybrid Knowledge-Based Approach to Information Retrieval 329
Y. Yoon, D. Shin, K. Choi and G. Kim (ROK)

Enhancing the Fuzzy Set Model for High Quality Document Rankings 337
J.H. Lee, M.H. Kim and Y.J. Lee (ROK)

Performance Comparison of Signature-Based Multikey Access Methods 345
J.W. Chang, J.S. Yoo and Y.J. Lee (ROK)

D2: Specification Methods 353
Session Chairman: S. Winter (UK)

Task Level Specification and Communication 355
L.P.M. Benders and M.P.J. Stevens (NL)

The Specification and Design of Atomic Actions for Fault Tolerant Concurrent Software 363
A.M. Tyrrell and G.F. Carpenter (UK)

Deriving Protocol Specifications from Service Specifications Including Multirendezvous .. 369
M. Kapus-Kolar (SL)

D3: Design for Testability I 375
Session Chairman: L. Józwiak (NL)

CMOS Transistor Faults and Bridging Faults: Testability by Delay Effects and Over-currents 377
U. Hübner, W. Meyer and H.T. Vierhaus (FRG)

On the Design of a Highly Testable Cell Library 383
M. Saraiva, M.B. Santos, A.P. Casimiro, I.M. Teixeira and J.P. Teixeira (P)

State Assignment and Testability of PLA-Based Finite State Machines 391
G. Buonanno and M. Serra (I)

D4: Control Methods 399
Session Chairman: A. De Gloria (I)

Contrasting Instruction-Fetch Time and Instruction-Decode Time Branch Prediction Mechanisms: Achieving Synergy Through Their Cooperative Operation 401
D.R. Kaeli, P.G. Emma, J.W. Knight and T.R. Puzak (USA)

An Adaptable Frame Multiplexing Scheme for Source Routing Bridges 409
T. Antonakopoulos, J. Koutsonikos and V. Makios (GR)

A Chip Set Implementation of a Parallel Cellular Architecture 417
F. Gregoretti, L.M. Reyneri, L. Rigazio and C. Sansoé (I)

E1: Database Systems 427
Session Chairman: P. Milligan (UK)

An Integrated Access Control in Heterogeneous Distributed Database Systems 429
S. Kang and S. Moon (ROK)

Transaction Management for Global Serializability and Local Autonomy in Multidatabase Systems 437
B. Hwang and S. Moon (ROK)

Development of a Real-Time Database Management System for Production Process-Control Applications 445
H. Lee, J. Kim and J. Cho (ROK)

E2: Synchronisation Algorithms 453
Session Chairman: K.E. Grosspietsch (FRG)

The Dining Philosophers Problem and its Decentralisation 455
J.G. Vaughan (IR)

Improving the Probabilistic Clock Synchronization Algorithm 463
G. Alari and A. Ciuffoletti (I)

Data Layouts Impacts on the Compilation of the Communications for a Synchronous MSIMD Machine 469
F. Delaplace and F. Cappello (F)

E3: Design for Testability II 477
Session Chairman: H.T. Vierhaus (FRG)

A Quadratic Programming Approach to Estimating the Testability and Coverage Distributions of a VLSI Circuit 479
H. Farhat, S. From and A. Lioy (USA)

An Approach to Testability Analysis and Improvement for VLSI Systems 485
X. Gu, K. Kuchcinski and Z. Peng (S)

A User Programmable Macrocell Generator for the IEEE 1149.1 Boundary Scan Standard Interface Port 493
M. Royals, T. Markas and N. Kanopoulos (USA)

E4: Short Notes 501
Program Chairman: N. Núñez (E)

F1: Development Environments 503
Session Chairman: G. Chroust (A)

UISER – A Customizable Software Engineering Environment for Development-In-the-Large 505
A. Laine and J. Viskari (SF)

PTD: Architectural System Description Support Based on Visual Specification Languages 513
J.S. Allende and G.L. Serrano (E)

Making Specifications Executable – Using IPTES Meta-IV 521
M. Andersen, R. Elmstrøm, P.B. Lassen and P.G. Larsen (DK)

A Software Generator for Multi-Transputer-Based Real-Time Applications 529
O. Pasquier and J.P. Calvez (F)

F2: Parallel Architectures I 537
Session Chairwoman: E. Pissaloux (F)

Dependence Graph Transformations in the Design of Processor Arrays for Matrix Multiplications 539
R. Wyrzykowski, Y.S. Kanevsky and S.G. Ovramenko (PL)

Construction of Large-Size Interconnection Networks with High Performance 545
H. Shen and R-J. Back (SF)

A Comparative Analysis of Cache Memory Architectures for the MULTIPLUS Multiprocessor 555
A.M. Meslin, A.C. Pacheco Jr. and J.S. Aude (BR)

A Multi-Processor Shared Memory Architecture for Parallel Cyclic Reference Counting . 563
R.D. Lins (BR)

F3: Architectural Design 569
Session Chairman: M. Stevens (NL)

Constructive Evaluation of Computer Architectures: A CAD Approach 571
R. Michl, B. Riedlinger and F.J. Schmitt (FRG)

Systematic Synthesis of Parallel VLSI Architectures from FP Specifications and Its Application to Scene Matching 579
P. Tsanakas, G. Papakonstantinou and N. Bilalis (GR)

LEFT – A Learning Tool for Early Floorplanning 587
J. Herrmann and R. Beckmann (FRG)

A Comparison Study of Minimization Methods of Unit Interconnection in VLIW Processors 595
C. Carriere, M. Auguin, F. Boeri and G. Menez (F)

F4: Digital Signal Processing 603
Session Chairman: N. Scarabottolo (I)

Intel i860 versus Digital Signal Processors (DSP) 605
S. Silberg (DK)

A Low Cost Solution for HDTV Data Reduction 611
H. Plansky and H. Steckenbiller (FRG)

Transputer Model of the Human Peripheral Hearing System 619
A.M. Tyrrell, N. Beasley and D.M. Howard (UK)

A Software Architecture for Sound and Music Processing 625
A. Camurri, C. Innocenti, C. Massucco and R. Zaccaria (I)

G1: Verification and Validation 633
Session Chairman: G. León (E)

Measuring and Analyzing Real-Time Kernel Performance 635
H. Berggren, M. Gustafsson and L. Lindh (S)

Verifying Networks of Processes that Communicate via Shared Variables 641
T. Kapus and B. Horvat (SL)

ETS – A Performance Prediction Tool for Protocols Specified in FDT Estelle 651
I. Chlamtac and K.G. Satam (USA)

G2: Fault Tolerant Networks 659
Session Chairman: G. Ciccarella (I)

Fault-Diagnosis for the Generalized Boolean n-Cube Network 661
T-C. Huang, C.S. Yang and K.C. Huang (ROC)

Fault Tolerant Wormhole Routing in Hypercube Multicomputers 667
C.S. Yang, Y.M. Tsai and R.L. Wu (ROC)

A Reconfigurable Boolean n-Cube Architecture Under Faults 673
C.S. Yang, S.Y. Wu, W.S. Hsieh and K.C. Huang (ROC)

G3: Technology Related Topics 681
Session Chairman: A. Núñez (E)

Multiple Input Transition in CMOS Gates 683
E. Melcher, W. Röthig and M. Dana (F)

Power Consumption Estimation Using Statistical Signal Properties 691
S. Chakroun, E. Melcher, W. Röthig and M. Dana (F)

Circuit Yield Optimization by Analyzing Performance Statistics 697
H.E. Gräb and R.E. Lederle (FRG)

G4: Control Algorithms and Applications 705
Session Chairman: E. von Puttkamer (FRG)

A PEARL-Based Programmable Multi-Loop and Multi-Sequence Controller 707
R. Welter, G. Thiele, D. Popovic and E. Wendland (FRG)

Design of a DSP-Based Discrete Variable Structure Controller with Improved Robustness. 713
N.C.M. Leung, C.K. Li and P.K. Kung (HK)

A Self-Tuning Robust Fuzzy Controller 719
A. Nowé (B)

H1: From Specification to Implementation 727
Session Chairman: J. Karjalainen (SF)

Automated Implementations of Lotos Specifications 729
L. Cuypers (B)

From Specification to Implementation of a Real-Time System 737
D. Dours, R. Facca, P. Magnaud, A. Feki, L. Carcagno and M. de Michiel (F)

H2: Parallel Architectures II 745
Session Chairman: A. Rea (UK)

Neural Network Implementations and Speed-Up on Massively Parallel Machines 747
A.N. Refenes and M.E. Azema-Barac (UK)

An Abstract Prolog Machine Based on Parallel Resolution Principle 755
I. Vlahavas and P. Kefalas (GR)

H3: Local Area Networks 763
Session Chairman: F. Distante (I)

Measuring and Simulating an 802.3 CSMA/CD LAN 765
J. van Oorschot and A. Dekkers (NL)

Stochastic Modelling of a High Speed, Short Packet Length, Slotted Ring with Finite Queueing Capacity 773
M.E. Woodward (UK)

H4: Neural Network Sensor Processing 781
Session Chairman: R. Brause (FRG)

Sound Recognition and Optimal Neural Network Design 783
A.N. Refenes and E.B. Chan (UK)

Segmentation of Echocardiograms Using a Neural Network 791
C.T. Tsai and Y.N. Sun (ROC)

Session Chairpersons' Addresses 799

Author Index to Volume 35 803

Subject Index to Volume 35 807